## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s):

Fong PONG

Confirmation No.:

**Application No.:**09/444,173

**Examiner:** Jasmine Song

Filing Date:

11/19/99

Group Art Unit: 2187

Title:

ASYNCRONOUS CACHE COHERENCE ARCHITECTURE IN A SHARED MEMORY

MULTIPROCESSOR WITH POINT-TO-POINT LINKS

**COMMISSIONER FOR PATENTS** Washington, D.C. 20231

RECEIVED

DEC 1 2 2001

TRANSMITTAL LETTER FOR RESPONSE/AMENDMENT

Technology Center 2100

Sir:		-					-				
Tran	smitted h	erewith is/are the fo	ollowing in	the above-identified	l appl	lication:					
(X)								to extend time to respond			
( )	New fee	as calculated below	(		Supplemental Declaration						
(X)	No addit	ional fee (Address	s envelope	to "Box Non-Fee A							
( )	Other:				(fee \$						
	CLAIMS AS AMENDED BY OTHER THAN A SMALL ENTITY										
	(1) FOR	(2) CLAIMS REMAINING	(3) NUMBER	(4) HIGHEST NUMBER	PRE	(5) ESENT	(6) RATE	(7) ADDITIONAL			

(1) FOR	(2) CLAIMS REMAINING AFTER AMENDMENT		(4) HIGHEST NUMBER PREVIOUSLY PAID FOR		(5) PRESENT EXTRA		(6) RATE		(7) ADDITIONAL FEES	
TOTAL CLAIMS	20	MINUS		20	=	0	х	\$18	\$	0
INDEP. CLAIMS	3	MINUS		3	=	0	х	\$84	\$	0
[ ] FIRST PRESENTATION OF A MULTIPLE DEPENDENT CLAIM + \$280									\$	0
EXTENSION FEE	1ST MONTH \$110.00		MONTH 3RD MON 0.00 \$920.00				TH MONTH 1440.00		\$	0
						0	THER	FEES	\$	
TOTAL ADDITIONAL FEE FOR THIS AMENDMENT									\$	0

to Deposit Account 08-2025. At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account 08-2025 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 08-2025 under 37 CFR 1.16 through 1.21 inclusive, and any other sections in Title 37 of the Code of Federal Regulations that may regulate fees. A duplicate copy of this sheet is enclosed.

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit:

Typed Name:

Signature:\_

Respectfully submitted,

Fong PONG

John W. Ryan

Attorney/Agent for Applicant(s) Reg. No.

33,771

Date: December 10, 3004

Applicant's Docket No. 10981470-1



PATENT 13/07

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

RECEIVED

Applicant:

Fong PONG

DEC 1 2 2001

**Technology Center 2100** 

U.S. Serial No.:

09/444,173

Art Unit:

2187

Filed:

November 19, 1999

Examiner:

Jasmine Song

For:

ASYNCHRONOUS CACHE COHERENCE ARCHITECTURE IN A SHARED MEMORY MULTIPROCESSOR WITH POINT-TO-POINT

LINKS

Box AF

**Assistant Commissioner of Patents** 

Washington, D.C. 20231

enter

## **RESPONSE TO FINAL OFFICE ACTION UNDER 37 CFR § 1.116**

In response to the Final Office Action mailed October 10, 2001, Applicant respectfully requests the Examiner to enter the following amendments and consider the following remarks:

## IN THE SPECIFICATION:

On page 7, please substitute the paragraph starting on line 8 with the paragraph below:

Preferably, the request queues communicate requests via a high-speed internal address bus or switch 223 (referred to generally as a "bus" or "control path interconnect"). Each of the processors and main memory devices are capable of storing a copy of a requested data block. Therefore, each has a corresponding destination buffer (e.g., queues 224, 226, 228, 230) in the memory controller for receiving memory requests